text:
Recordation of error information
Systems and methods are disclosed for recordation of error information. In one embodiment, a system may comprise a data bus and a data bus register that is associated with the data bus and with at least one device. An error record component causes error information to be recorded in the data bus register in response to detecting an error in data that is being transferred through a data path located between the data bus and the at least one device, the error information being sufficient to determine a quantity and a location of the error in the data that is being transferred through the data path.
Holian, Nicholas (Fort Collins, CO, US)
Vu, Paul H. (Tomball, TX, US)
714/E11.025, 714/E11.032
G06F11/00
20010047460 Remote copy system of storage systems connected to fibre network November, 2001 Kobayashi et al.
20050216421 Integrated business systems for web based telecommunications management September, 2005 Barry et al.
20060212749 Failure communication method September, 2006 Kawahara et al.
20100034325 LOW-POWER PREDECODING BASED VITERBI DECODING February, 2010 Abdallah et al.
20080209276 Targeted Regression Testing August, 2008 Stubbs et al.
20070033493 Using fractional sectors for mapping defects in disk drives February, 2007 Flake
20080306721 Dynamic-Verification-Based Verification Apparatus Achieving High Verification Performance and Verification Efficiency and the Verification Methodology Using the Same December, 2008 Yang
20090274242 DIGITAL BROADCAST TRANSMITTER AND RECEIVER AND METHOD FOR PROCESSING STREAM THEREOF November, 2009 Kwon et al.
20040083192 High availability link testing device April, 2004 Elliott
20060179350 Dynamic marshaling testing August, 2006 Nathan et al.
20100077211 BIT-ERROR RATE TESTER WITH PATTERN GENERATION March, 2010 Lee
CONTINO, PAUL F
HP Inc. (3390 E. Harmony Road Mail Stop 35, FORT COLLINS, CO, 80528-9544, US)
1. A system comprising: a data bus register, coupled to the data bus, that is associated with a data bus and with at least one device; and an error record component that causes error information to be recorded in the data bus register in response to detecting an error in data that is being transferred through a data path located between the data bus and the at least one device, the error information being sufficient to determine a quantity and a location of the error in the data that is being transferred through the data path.
2. The system of claim 1, further comprising an error detect component that monitors data transferred through the data path and that detects the error in the data that is being transferred through the data path.
3. The system of claim 2, wherein the error information comprises a corrupted data block that includes the error in the data that is being transferred through the data path.
4. The system of claim 2, wherein the error detect component further comprises error correction circuitry configured to correct one of a single-bit error and a multi-bit error detected in the data that is being transferred through the data path to produce a corrected data block.
5. The system of claim 4, wherein the error information comprises the corrupted data block and the corrected data block.
6. The system of claim 2, wherein the at least one device comprises a device interface connected between the data bus and the at least one device, the device interface comprising the error detect component, the data path, and the error record component.
7. The system of claim 6, wherein the device interface further comprises the data bus register, the error information being stored at a predetermined location in the data bus register.
8. The system of claim 7, wherein the data bus comprises a peripheral component interconnect (PCI) bus, and the data bus register comprises a configuration space PCI register of the device interface.
9. The system of claim 1, further comprising: an external interface connected with the data bus; and a tool coupled to the external interface to at least one (i) inject at least one simulated error into the system to create the error in the data that is being transferred through the data path and (ii) retrieve the error information from the data bus register.
10. The system of claim 1, wherein the at least one device comprises at least one of a memory device, a second bus structure, and a peripheral device that is accessible via the data bus to cause the data to be transferred through the data path.
11. The system of claim 1, further comprising an enable feature to selectively enable and disable the error information to be recorded in the data bus register.
12. A system comprising: a data bus; a data bus register operatively associated with the data bus; and a device interface coupled to the data bus and capable of accessing the data bus register, the device interface configured to transfer data between at least one device and the data bus, the device interface comprising: an error detector that detects an error in the data that is transferred between the at least one device and the data bus, the error in the data comprising at least one corrupted bit in the data, and an error record component that causes error information to be recorded in the data bus register in response to the error detector detecting the error in the data, the error information being sufficient to determine a quantity and a location of the at least one corrupted bit in the data.
13. The system of claim 12, further comprising an enable feature operative to selectively enable and disable the error record component to store the error information in the data bus register.
14. The system of claim 13, wherein the enable feature comprises a register value that is set by at least one of a user input via the data bus and by a software routine.
15. The system of claim 12, further comprising an external interface connected with the data bus, the external interface providing access to at least the error information in the data bus register.
16. The system of claim 12, wherein the data bus comprises a peripheral component interconnect (PCI) bus, and the data bus register comprises a configuration space PCI register of the device interface.
17. The system of claim 12, further comprising a diagnostic tool operative to inject simulated errors into valid data to create the error in the data.
18. The system of claim 12, wherein the device interface further comprises error correction circuitry configured to correct the error in the data and to produce a corrected block of the data, the error information further comprising the corrected block of the data and a corrupted block of data that includes the at least one corrupted bit in the data.
19. A system on a computer comprising: means for detecting an error in data that is transferred between a data bus and at least one device coupled to the data bus via a device interface, the error comprising at least one corrupted bit in the data; means for storing error information at a predetermined location, the means for storing being associated with the at least one device and accessible via the data bus, the error information being sufficient to detect a quantity and a location of the at least one corrupted bit in the data; means for causing the error information to be recorded in the means for storing in response to the error in the data being detected by the means for detecting.
20. The system of claim 19, wherein the data bus comprises a peripheral component interconnect (PCI) bus, and the means for storing comprises a configuration space PCI register that is part of the device interface.
21. The system of claim 19, further comprising means for selectively enabling the means for causing the error information to be recorded to record the error information in the means for storing.
22. The system of claim 19, further comprising means for correcting the error to produce corrected data, the error information further comprising the corrected data.
23. The system of claim 19, further comprising means for externally accessing the means for storing to obtain the error information.
24. The system of claim 19, further comprising means for simulating errors in valid data; and means for accessing the error information from the means for storing, the simulated errors being compared relative to the error information to determine if the device interface of the at least one device is operating within expected operating parameters.
25. A method comprising: detecting an error in data that is transferred between a data bus and at least one device that is communicatively coupled with the data bus, the error comprising at least one corrupted bit in the data; and recording error information in a data bus register in response to detecting the error in the data, the error information being sufficient to detect a quantity and a location of the at least one corrupted bit in the data, and the data bus register being accessible via the data bus.
26. The method of claim 25, further comprising selectively enabling and disabling the error information to be recorded in the data bus register.
27. The method of claim 25, further comprising correcting the least one corrupted bit in the data to produce a corrected block of the data, the corrected block of the data being recorded in the data bus register as part of the error information.
28. The method of claim 25, further comprising accessing the error information in the data bus register via an external interface connected with the data bus.
29. The method of claim 25, wherein the data bus comprises a peripheral component interconnect (PCI) bus, and the data bus register comprises a configuration space PCI register associated with the at least one device, the error information being stored in a predetermined location of the configuration space PCI register in response to detecting the error.
30. The method of claim 25, further comprising injecting simulated errors into valid data and comparing the simulated error relative to the error information to determine if a computer system implementing the method is operating within expected operating parameters.
It is often desirable to be able to diagnose the source of errors that occur in computer systems, including at both the manufacturing stage as well as the after-market stage. Devices that can communicate via a computer resident data bus, such as controllers and interfaces, are typically manufactured with error detection, and in some cases, error correction capabilities. Upon errors being detected and corrected by these devices, the devices are capable of signifying that a single-bit or a multi-bit error occurred. It is usually only through extensive testing and using external hardware, such as a logic analyzer, that the source of an error in a device can be found.
FIG. 1 depicts an example of a system for recording error information in a data bus register.
FIG. 2 depicts an example of a computer system for recording error information in a data bus register.
FIG. 3 depicts another example of a computer system for recording error information in a data bus register.
FIG. 4 depicts an example of a data bus register of a computer system for recording error information.
FIG. 5 is a flow diagram depicting an example of a method for recording error information in a data bus register.
FIG. 6 is a flow diagram depicting an example of a method for recording error information in a data bus register and for accessing and retrieving the recorded error information.
FIG. 1 depicts an example of a system 10. The system 10 includes an error system 12. The error system 12 monitors data that is transferred through a data path 14 that is interconnected between a data bus 16 and a device 18. The data can be transferred through the data path 14 in response to a request for the data, such as a read request or a write request, which can be initiated by other components or devices 24 in the system 10. The error system 12 is operative to detect errors associated with the data being transferred. The errors can include single-bit errors in a block of data being transferred (e.g., corresponding to a cache line) as well as multi-bit errors in the block of data.
It is to be understood that the error system 12, in the example of FIG. 1, could include additional functionality, such as error correction circuitry (ECC) operative to correct detected errors in a data block so that corrected data is returned to requesting circuitry. Such ECC, for example, may be configured to correct single-bit errors, multi-bit errors or both single-bit and multi-bit errors.
The system 10 also includes an error record component 20. The error record component 20 causes error information associated with the errors to be recorded in a data bus register 22 in response to the error system 12 detecting an error in the data transferred through the data path 14. The error record component 20 corresponds to hardware having at least write access to the data bus register 22. While the error record component 20 is depicted as being separate from the error system 12, the error record component could be implemented as part of the error system or other hardware (e.g., another component in the device interface 26) that has access to the data bus register. The error record component 20 may be part of the device interface 26 configured to access the data bus register for facilitating communications via the data bus 16 or, alternatively, the error record component 20 can be implemented specifically for recording error information. The system 10 could also include an enable component (not shown) that operates to enable/disable the ability of the error record component 20 to record the error information in the data bus register 22.
The error information recorded in the data bus register 22 can include be any information that is sufficient to determine a location and quantity of detected error(s) (e.g., in the corrupted data block). For example, the error information can include the corrupted data block, the corrected data block, or it can include both corrupted and corrected versions of the data block. The data bus register 22 thus can be configured with one or more blocks of contiguous data space sufficient to store the error information indicated by the error record component 20. The data bus register 22 further can be implemented as a register associated with the data bus 16.
The device 18 transfers data to and from the data bus 16 via the data path 14. The device 18 could be a device that is configured to communicate data via the data bus 16, for example, including a memory device (e.g., random access memory (RAM), a disk drive, read only memory, programmable read only memory (PROM), etc.), small computer system interface (SCSI) port, a bus interface, or any other type of input/output (I/O) peripheral device. The data bus 16 could be, for example, a peripheral component interconnect (PCI) bus operative to interconnect a number of devices for communication across the PCI bus. Other bus architectures could also be utilized. For the example of the data bus 16 being a PCI bus, the data bus register 22 can correspond to a PCI register space (e.g., configuration space) in which a portion of the address space is reserved for storing the recorded error information.
The error system 12, the data path 14, and the error record component 20 could all be included in a device interface, indicated at 26. The interface 26 could be one or more different integrated circuit (IC) chips that form a chipset. The interface 26 may further be incorporated into or otherwise form part of the device 18. Alternatively, the device interface 26 could be separate from the device 18, although connected with the interface as depicted in FIG. 1 (e.g., connected via another bus structure or interface).
It is to be understood that the system 10 could also include one or more other device(s) 24. The other device(s) 24 could include a separate data bus interface, such that data could be transferred between the device 18 and the other device(s) 24 through the data bus 16. As one example, the other device(s) 24 could include a diagnostic tool that can inject simulated errors into valid data blocks transferred through the data path 14. Still further, the other device(s) 24 may be configured to read error information from the data bus register 22 via the data bus 16. In addition to being used for storing error information associated with the device 18, the data bus register 22 could also be implemented as a shared structure that is utilized by the other device(s) 24 for communicating over the data bus 16. Alternatively, the data bus register 22 could be specific to the device 18, such as may be integrated into the device interface 26.
As mentioned above, the errors detected by the error system 12 could be single-bit errors, such that a data block includes a single corrupted bit, or multi-bit errors, such that a data block includes multiple corrupted bits. It is to be understood that the errors detected by the error system 12 could occur as a result of a device malfunction during operation of a computer that includes the system 10. Alternatively or additionally, the errors could be simulated errors that occur as a result of error injection, such as resulting from a software routine designed to test the operation of the error system 12 as well as other parts of the system 10. For example, the error injection can be implemented via the other device(s) 24 or other component in the system 10 that has access to the data path 14.
The data bus register 22 is also connected to the data bus 16. The error information that has been recorded in the data bus register 22 can be accessed via the data bus 16 for the purpose of diagnosing the system 10. For example, the error information recorded in the data bus register 22 by the error record component 20 can be accessed by a device that is connected to the data bus to determine the source of the error. Additionally or alternatively, upon a simulated error being injected into valid data that is subsequently transferred across the data path 14, the error information recorded in the data bus register 22 by the error record component 20 can be accessed by a device that is connected to the data bus to determine if the simulated errors were detected correctly. The error information can also be evaluated to determine if the system 10 responded to the simulated errors correctly, such as by properly correcting the injected errors in the above example, such as when the error system 12 includes ECC.
FIG. 2 depicts an example of a computer system 50 that is operative to record information associated with an error in data. The computer system 50 includes a data bus 52 and an associated controller 54. The controller 54 could be operative to facilitate communications between a number N of device interfaces 56, where N is positive integer (N≧1). Each device interface 56 is associated with a separate device 58, such that the N device interfaces 56 can communicate with each other by transmitting and receiving data between the respective devices 58 across the data bus 52. The controller 54 is configured to manage communications over the data bus 52. Thus, the controller 54 may be considered part of the data bus, such as including an arrangement of input queues and output queues as well as other hardware designed to manage and exchange data between interfaces 56.
By way of example, the data bus 52 can be a PCI bus operative to interconnect a number of peripheral devices for communication across the PCI bus. The device interfaces 56 thus may include memory controllers, SCSI controllers, bus interfaces, or other I/O peripheral device controllers connected with the data bus 52. In the example of a given interface 56 being implemented as a memory controller, the associated device 58 can correspond to a memory system, such as an arrangement of solid state memory implemented in the computer system 50. For instance, solid state memory can include random access memory (e.g., static RAM (SRAM), dynamic RAM (DRAM)), programmable ROM (e.g., flash memory), as well as any hierarchy of memory that may be associated with the memory system, which may or may not include a level of cache memory.
Each of the device interfaces 56 can also include an error detect component 62. The error detect component 62 detects errors that may occur in a data block that is transferred between the data bus 52 and the device 58. For example, one or more blocks of data (e.g. cache lines) can be transferred from the device 58 in response to a request (e.g., a read or write request) initiated by another device or component of the computer system 50 for such data.
One or more of the device interfaces 56 can also include an error correct component 64. The error correct component 64 can be implemented as ECC that is operative to correct detected errors in a corrupted data block to produce a corresponding corrected data block. The error correct component 64 can be configured to correct single-bit errors, multi-bit errors, or both single-bit and multi-bit errors. The error detect component 62 and the error correct component 64 could be implemented as a single error system.
Each of the device interfaces 56 also includes an error record component 66. The error record component 66 causes error information associated with the errors to be recorded in response to the error detect component 62 detecting an error in the data transferred between the data bus 52 and the device 58. Although the example computer system 50 illustrates that the N device interfaces 56 each includes an error detect component 62, an error record component 66, and an error correct component 64, not all of the N device interfaces 56 are required to include all three of these components. For example, different device interfaces can comprise different hardware, and some may further be unable to cause error information to be recorded. As an example, one or more of the device interfaces 56 could be integrated in a single IC, could be distributed in separate ICs within a chipset that forms the device interface 56, or could be hardware that is separate from the device interface 56 altogether.
The error detect component 62 operates to detect an error in the form of one or more corrupted bits in data block that are transferred through (e.g., read from or written to the respective device 58) via the device interface 56. In response to the error detect component 62 detecting an error in a corrupted data block, the error record component 66 causes error information to be recorded into a data bus register 68. The error information can be information that is sufficient to determine the location and the quantity of the corrupted bits in the corrupted data block. For example, the error record component 66 could cause the corrupted data block itself to be recorded into the data bus register 68. Since the error correct component 64 can correct the corrupted data block to produce a corrected data block, the error information could also include the corrected data block.
In the example computer system 50 of FIG. 2, the data bus register 68 can be accessible by the device interfaces 56. As one example, the device interfaces 56 can record respective error information directly into the data bus register 68. Additionally or alternatively, the device interfaces 56 could record the respective error information into the data bus register 68 via the data bus 52. That is, the device interfaces 56 are capable of accessing the error information recorded in the data bus register 68 directly or through the data bus 52.
The location within the data bus register 68 where the error information is recorded can be predetermined. For example, a range of addresses in the data bus register 68 can store the error information chronologically according to an order in which the errors occur. As another example, a range of addresses in the data bus register 68 can be assigned to each of the device interfaces 56, such that each device interface records error information in an predefine range of addresses of the data bus register. The addresses further can be overwritten or otherwise appended as additional error information is recorded in the data bus register 68. While a single data bus register 68 is depicted in the example of FIG. 2, it is to be understood and appreciated that the data bus register could be implemented as a plurality of separate registers that collectively define the register space represented by the register 68. Such separate registers may further be specific to each of the respective device interfaces 56.
The computer system 50 may also include an external interface 70 that allows a user access to the data bus register 68 from outside of the computer system 50 using a diagnostic tool 72. For example, the external interface 70 could include a serial port, a parallel port, or other port structure or bus interconnect of the computer system 50. The external interface thus enables a user to connect the diagnostic tool 72 to the external interface 70 for components in the system via the data bus 52. For instance, the diagnostic tool 72 can be configured to obtain error information recorded in the data bus register 68, such as by specifying corresponding address locations in the register.
By recording the error information into the data bus register 68, the error information can be accessed from the data bus register 68 to determine information about the computer system 50. As one example, the error information can be analyzed to ascertain the source of the error. For example, a device interface 56, such as DEVICE INTERFACE 1, could detect an error and record the error information in an appropriate address location in the data bus register 68. The external interface 70 can access the error information from the appropriate location of the data bus register 68 and analyze the error information to determine the quantity and location of one or more corrupted bits within the corrupted data block. As an example, if DEVICE INTERFACE 1 records the corrupted data block into the data bus register 68, a source of the error detected by the error detect component 62 of DEVICE INTERFACE 1 could thus be determined. This determination could be accomplished by accessing the corrupted data block from the appropriate location of the data bus register 68 and comparing the corrupted data block with the data block that was expected to be read from or written to the device interface 56 (e.g., an expected data block). As another example, if DEVICE INTERFACE 1 records the corrected data block as part of the error information, the corrected data block may also be evaluated to determine whether the error in the data block was corrected properly. This determination can be implemented, for example, by comparing the corrected data block with the corrupted data block or by comparing the corrected data block with the expected data block. Alternatively or additionally, the diagnostic tool may employ the error information (e.g., the corrupted data block and/or the corrected data block) to determine a source of the error detected by DEVICE INTERFACE 1.
External access to the data bus register 68 through the external interface 70 to the data bus 52 can also be utilized to diagnose the source of an error. For example, an uncorrectable error may disable an operating system of the computer system 50, resulting in the computer system "crashing." Because the external interface 70 provides access to the data bus register 68 via the data bus even after the computer system 50 has crashed (assuming power is still supplied to the data bus), the error information obtained from the data bus register 68 can be employed to diagnose the source of the error. Additionally, because the data bus register 68 contains error information, which can include the corrupted data block and/or the corrected data block, external access to the data bus register 68 provides an efficient and economic alternative to many existing diagnostic methods.
By way of comparative example, many conventional diagnostic approaches involve opening a computer casing, thus possibly creating an unshielded and atypical computer system operating environment. Such conventional approaches further usually require the use of expensive test equipment, such as a logic analyzer, to monitor operating conditions. Such an unshielded environment could make diagnostic testing even more difficult by exposing the computer system to undesired electromagnetic interference (EMI). The exposure to EMI and other environmental conditions associated with such a test environment does not closely match the normal operating environment that exists when error information is recorded in the data bus register, as described herein. Accessing the error information from the data bus register 68 by connecting the diagnostic tool 72 into the external interface 70 thus could allow retrieving the error information during a normal computer operating environment, even during and after the time that the computer system 50 has crashed.
The diagnostic tool 72, or any of the device interfaces 56, can also be programmed and/or configured to include error injection capabilities for testing one or more device interfaces 56 as well as other components of the computer system 50. The error injection can be utilized to simulate the occurrence of an error (e.g., a single-bit or a multi-bit error) in a data block that is being transferred through the device interface relative to a respective device 58. Thus, errors can be injected to test the error detect component 62, the error correct component 64 or other components of a given device interface 56.
As one example, the diagnostic tool 72 can inject a single-bit or a multi-bit simulated error into a valid data block that is to be read from or written to a device 58. By employing a logic analyzer, a user can determine if the error detect component 62 of the device interface 56 corresponding to the device 58 has detected the injected simulated error and if the corrected data block corresponds to the valid data block. Such a process, however, can be facilitated more simply and accurately if both the corrupted data block and the corrected data block are recorded to the data bus register 68. For example, a user can access the error information, which could include both the corrupted data block and the corrected data block, from the data bus register 68 to determine if the error detection and error correction performed correctly. The user can thus analyze the error information recorded in the data bus register 68 relative to the injected simulated errors to determine if the location and quantity of corrupted bits correspond to the injected simulated errors (e.g., by performing a bit-wise comparison). The error information can also be employed to determine if the ECC is operating correctly by comparing and analyzing the corrected data block with the valid, expected data block. As described herein, this error injection and testing capability can be performed by accessing the data bus register 68 through an external connection to the external interface 70, thus negating the need for a logic analyzer or other generally expensive equipment.
The computer system 50 can include an enable feature that operates to selectively enable/disable recording the error information to the data bus register 68. The enable feature could be as simple as asserting a bit in an associated register. For example, when an enable bit is asserted, the error record component 66 of one or more of the device interfaces 56 can cause the error information to be recorded in response to the error detect component 62 detecting an error. The enable bit could be asserted by an input from a user, or could be asserted at preprogrammed times, as determined by the operating system or other software routine running in a processor of the computer system 50. Recordation of the error information can be disabled during normal operation of the computer system 50. It is to be understood that the enable feature could be specific to all of the device interfaces 56, or each of the device interfaces 56 individually. For example, each of the device interfaces 56 can have a separate enable bit for enabling the recordation of the error information specific only to that device interface 56. The enable bit for each of the device interfaces 56, for example, could be located in the data bus register 68, or it could be local to each device interface 56, such as part of the error record component 66.
FIG. 3 demonstrates another example of a computer system 150 that is operative to record information associated with an error that occurs in data within a device that is connected to a data bus. In the example of FIG. 3, other computer system components have been omitted from FIG. 3 and the following discussion regarding FIG. 3. It is to be understood, however, that this omission is for the sake of brevity, and that various omitted computer system components may still operate in conjunction with the computer system 150.
The computer system 150 includes a data bus 152 that interconnects one or more device interfaces 154. Each of the device interfaces 154 operates to connect one or more devices 156 to enable transfer of data via the data bus 152. The data bus 152, for example, can be a PCI bus operative to interconnect the devices 156 for communication across the PCI bus. While the devices 156 are depicted as being external to the device interfaces 156, it is to be understood that the devices could be part of the device interface, such as part of an IC that forms the device interface or a chipset that includes a plurality of ICs. Each device can store information that can be accessed via the respective device interface, such as in response to a request provided over the data bus 152.
Each of the device interfaces 154 can be implemented as memory controllers, SCSI controllers, bus interfaces, or other I/O peripheral device controllers to name a few. Each of the device interfaces 154, as illustrated in FIG. 3, can include one or more of an error detect component 160, an error record component 162, and an error correct component 164. It is to be understood that the error detect component 160, the error record component 162, and the error correct component 164 can be configured and arranged to operate substantially similarly to the operation described above with regard to such components in FIG. 2.
In the example of FIG. 3, each of the device interfaces 154 also includes an associated data bus register 166. The data bus register 166 of each device interface 154 is a data bus register specifically for the device interface 154 itself The error record component 162 can cause error information to be recorded in the data bus register in response to the error detect component detecting an error in a data block that is being read from (or written to) the device 156. For example, each of the device interfaces 154 records error information into a range of memory addresses (e.g., a range of contiguous or non-contiguous memory) in its own respective data bus register 166. The data bus register 166 can be accessed by other devices via data bus 152, such as by accessing data in a predefined address range to which the error information has been stored in the data bus register.
The data bus register 166 for each device interface 154 could be part of an existing register space for the device interface 154. In other words, the data bus register 166 of each device interface 154 need not be limited to storing the error information. Instead, the data bus register 166 could include a range of predefined addresses for storing the error information, with one or more other address ranges utilized for other purposes associated with the operation of the device interface 154.
The data bus register 166 could include header and configuration register space for information specific to a given device 156. The header and configuration information enables the device 156 to properly interface with the data bus 152. That is, the header and configuration information can operate as an address that provides access to a range of addresses in the data bus register 166 for each given device 156. The address locations within the data bus register 166 to which the error information is recorded can be allocated by the manufacturer of the device 156. Additionally, the data bus register 166 of each device interface 154 could include an enable bit to selectively enable/disable the error record component 162 for recording error information in the data bus register 166. The error bit could also have a memory address within the data bus register 166 that is allocated by the manufacturer of the device 156, such that it can be modified via an instruction received via the data bus 152 that is addressed to such memory address location.
By way of example, if the data bus 152 is implemented as a PCI bus structure, each of the data bus registers 166 could be implemented as a corresponding configuration space (or PCI space) register for a respective device interface 154. For example, the configuration space for each of the devices 156 typically includes 256 bytes that are addressable, although it is possible that other bus standards might employ different size for configuration space (e.g., it can be extended to 4096 bytes, such as for PCI-X 2.0 and PCI Express). The configuration space for a given device thus can be accessed via the PCI data bus 152, such as by knowing the PCI bus identifier for the device and a function number associated with the device. The first 64 bytes of configuration space are typically standardised, including predetermined header information (e.g., often including Vendor ID and Device ID) that identify the respective devices 156. Additional housekeeping information, such as including a command register, a status register and cache line size register. The remainder of the configuration space is available for predefined purposes, such as may be specified by manufacturers of the respective devices 156. It is this latter portion of the configuration space that can be designed for use in storing the error information, as described herein.
The computer system 150 could also include an external interface 158 connected to the data bus 152. The external interface 158 could allow a user to access the data bus register 166 of any of the device interfaces 154 from outside of the computer system 150 using a diagnostic tool 168. The external interface 158 can be substantially similar to the device interfaces 154; although it may or may not include one or more of the error detect, error correct, and error record components. The external interface 158 can be implemented as a serial port or a parallel port on the computer system 150, such that a user could connect the diagnostic tool 168 or other external devices to access error information that has been recorded in the data bus register 166 of one or more of the device interfaces 156. For example, error information can be accessed via the data bus 152 by identifying the device specific address along with the predefined address location(s) where the error information is stored.
FIG. 4 demonstrates an example architecture of a PCI bus register 200, such as could be used in the example of FIG. 3. The example PCI bus register 200 includes 256 bytes, although it is possible that different sizes can be utilized (e.g., it can be extended to 4096 bytes, such as for PCI-X 2.0 and PCI Express). The PCI bus register 200 could be associated with a device that is connected to a PCI bus. The PCI register 200 could include 64 four-byte words (i.e., double words) of data, numbered 00-63.
The PCI bus register 200 includes a header region 202 that includes the first 16 double words of data corresponding to 64 bytes. The header region 202 identifies information about the device to which the PCI bus register 200 corresponds. For example, the header region could include, among other things, a vendor ID, a device code, and/or hardware compatibility codes. The header region, for instance, can also include a command register, a status address register, and a cache line size register. The command register contains a bitmask of features that can be individually enabled and disabled. The status register can be used to report which features are supported. The cache line size register, which should be programmed before a device can access associated memory, defines the size of memory blocks that are communicated in the computer system.
The PCI bus register 200 also includes a device specific region 204 that includes the remaining 48 double words of data. The device specific region 204 defines a register space that can be written to by a PCI controller or by one or more other devices that are capable of accessing the register space, such as a record component. The device specific region thus allows the corresponding device to communicate on the PCI bus. The device specific region 204 of the PCI bus register 200 can also be configured to record error information. As described herein, the error information can include corrupted data blocks, such as in the form of one or more contiguous blocks of register space (e.g., typically at least one cache line). The corrupted data blocks in the example are stored in register space corresponding to lines 17-19. The error information can also be used to store corrected data blocks associated with a detected error (e.g., as might be recorded to the data bus register 166 by the error record component 162 in the example of FIG. 3). The corrupted data blocks in the example are stored in register space corresponding to lines 20-22. It is to be understood that the register space for storing error information can vary from system to system, such as depending on the cache line size, which usually matches the cache line size of the processor(s) of the computer system.
The location and size of the register space available for the corrupted and the corrected data blocks can be determined by the manufacturer of the device with which the PCI bus register 200 is associated, and thus need not be limited by the example of FIG. 4. Additionally, the manufacturer of the device can designate a location in the device specific region 204 (or in the header region 202) for at least one enable bit, such that the recordation of corrupted data and corrected data into the device specific region 204 can be selectively enabled and disabled according to the value of such one or more bits.
In view of the foregoing structural and functional features described above, certain methods will be better appreciated with reference to FIGS. 5-6. It is to be understood and appreciated that the illustrated actions, in other embodiments, may occur in different orders and/or concurrently with other actions. Moreover, not all illustrated features may be required to implement a method. It is to be further understood that the following methodologies can be implemented in hardware (e.g., a computer or a computer network), software (e.g., as executable instructions running on one or more computer systems), or any combination of hardware and software.
FIG. 5 illustrates a method 250. At 252, the method detects an error in data. The data could be data that is transferred between a data bus and at least one device that is coupled to the data bus, and the error could comprise at least one corrupted bit in the data. At 254, the method records error information in a data bus register. The recording the error information could be in response to detecting the error. The error information can be sufficient to detect a quantity and a location of the at least one corrupted bit in the data, and the data bus register could be accessible by a device interface of the at least one device.
FIG. 6 illustrates an example method 300 for recording and retrieving error information associated with an error in a data bus register. At 302, the method determines if an error is detected in data. The error could be a single-bit or a multi-bit error that is detected in a corrupted data block that is being transferred to or from a device that is coupled to a data bus. The data bus, for example, can be a PCI bus operative to interconnect a number of devices for communication across the PCI bus. The device, for example, can be a memory device, a SCSI port, a bus interface, or any other type of I/O peripheral device. The error could occur as a result of a device malfunction during a typical operation of a computer, or the error could occur as a result of error injection, such as resulting from a software routine for testing ECC. If an error is detected (YES), the method proceeds to 304, at which the corrupted data block could optionally be corrected to produce a corrected data block. The detection and the correction of the corrupted data block could comprise an error system or ECC, and could occur in the same IC or in separate ICs, such as a chipset for the device that is implementing the method 300.
At 306, the method determines if error recordation is enabled. The error recordation enable could be a single-bit that, when set, enables the error information to be recorded into a data bus register. The error recordation could be enabled by an input from a user, or it could be enabled automatically at predetermined times by the operating system or other software routine, such as could be running in a computer system processor. If recordation is enabled (YES), the method proceeds to 308. At 308, error information associated with the error is recorded into the data bus register. The error information could be any information that is sufficient to determine the location and the quantity of corrupted bits in a corrupted data block. As one example, the error information can include the corrupted data block, the corrected data block or both the corrupted data block and the corrected data block. If the data bus register is specific to a given device, the address locations within the data bus register where the error information is recorded can be predetermined by the manufacturer of the device.
At 310, error information is retrieved from the data bus register. For example, the error information can be retrieved by accessing the data bus register through the data bus. Access to the data bus register through the data bus could occur from another device that is connected to the data bus, or could occur by connecting a diagnostic tool to the data bus through an associated (e.g., external) interface to the data bus, such as a serial port or a parallel port. Access to the data bus register through the data bus could occur outside of the operating system of a computer that includes the data bus, such that the data bus register can be accessed despite a computer crash that renders the operating system inoperative. Additionally, since the access can be directly through the data bus, the retrieval and access to the error information can be operating system independent. The location and size of the register space to which the error information was recorded can be predetermined by the manufacturer of the device that is configured to store the error information in the register.
At 312, the retrieved error information is analyzed. The analysis of the retrieved data could include comparing the error information with the expected data block to determine the cause of the error. As mentioned above, the error information can include a corrupted data block, a corrected data block or both. A source of the error could thus be determined by comparing the corrupted data block with the corrected data block. Additionally or alternatively, if the error was caused by injection of a known error, the error information could be used to determine if the error detection and/or error correction circuitry is performing correctly, such as described herein.
What have been described above are examples of the present invention. It is, of course, not possible to describe every conceivable combination of components or methodologies for purposes of describing the present invention, but one of ordinary skill in the art will recognize that many further combinations and permutations of the present invention are possible. Accordingly, the present invention is intended to embrace all such alterations, modifications, and variations that fall within the spirit and scope of the appended claims.
Previous Patent: Method and system for acquiring definitions of debug code of a basic input/output system
Next Patent: Disk array apparatus and method for controlling the same


text:
João Trindade
Anatomy studies
"Almost everything can became an inspiration for me, everything that has its own secret structure: this is how it all started. I just keep falling in love with the foundation lines of the city and of the human body over and over again."
" I paint because it's the only way to be true to myself."
"Almost like a child, shameless, egocentric and regardless of boundaries I often play around with glue, pieces of wood, paint, nails, a hammer, an axe... using freely my emotions...Combining it all in these "experiments" of mine, I draw new and exciting pages
in this artist's diary."
"I paint because it's the only way to be true to myself."
joao Trindade

redpajama_set_name: RedPajamaCommonCrawl


text:
Home Sport Soccer Fairview and Ballynanty take centre stage in Munster Junior
Fairview and Ballynanty take centre stage in Munster Junior
Fairview Rangers and Ballynanty Rovers will face off on Sunday afternoon in a crucial Munster Junior Cup clash between two heavyweights of Limerick junior soccer. The game will be played at the Fairgreen at 2pm.
Both teams can boast an array of ex-Airtricity League talent. Ballynanty have recently acquired the signatures of Shaun Kelly, Kieran Hanlon and Jason Hughes to add to the signing of a free-scoring Connor Ellis. It is a very experienced backbone and their opponents on Sunday are the only team to match them in terms of Airtricity League experience.
Fairview captain Jeffrey Judge sat out last weekend's victory over Star Rovers presumably with one eye on this game. Clyde O'Connell has also joined the Fairview 'revolution' and with Ross Mann and Daragh Rainsford completing two of the front three spots for the 'View, the tally of League of Ireland players who have played with Limerick in the last four years rises to eight.
Daragh Rainsford takes on Dan Lucey when the sides met in the league back in August
Coupled with this, there are many junior players on show who have taken the Limerick District League by storm in recent years. Adrian Power is a serial league winner for the past three seasons and will line out on the left flank for Ballynanty.
Fairview have many options at centre-back but have struggled for consistency in the full-back department with Jamie Enright, Dermot and Brian Fitzgerald and Mark Slattery just four of the players who have featured in both full back positions this season. With the threat of Kevin Nolan and Adrian Power on the flanks, it is an area Donal Magee may target.
Jason Purcell has many selection headaches for the big game but none more so than in midfield. If fit, Judge is almost a certainty to get the nod but the other two positions are not as clear cut.
Recent signing Stephen Bradley is a big game player and is capable of shackling Donnan and Hughes. However, the tenacious tackling and work-rate of former Carew Park man Adam Frahill may be called for in a game of high intensity. Let's not forget last season's star performer AJ O'Connor who did occupy a midfield place last weekend.
Aaron Savage is competing with Aaron Wall for the starting goalkeeping position
Unlike Ballynanty, the Fairgreen outfit do not have a first choice goalkeeper. With two netminders of the calibre of the two Aaron's, Wall and Savage, there is little to separate the two. Going by previous weeks, Wall will get the nod as Savage started against Star. This is the first game of this magnitude this season for Fairview, so it will be interesting to see who Purcell and Fitzgerald go for.
One thing is for sure, it will be a high pressure game for both management teams. Supporters of either side are expecting long runs in this competition. With the level of recruitment which has taken place, there is going to be one very disappointed dressing room come Sunday evening when the final whistle is blown and one of the 'big three' depart the provincial scene for another season.
On another busy week on the local soccer scene, Aisling Annacotty and Geraldines will renew rivalries at Jackman Park in the Tuohy Cup on Thursday, just five days after playing out a six goal thriller in the FAI Junior Cup which Annacotty won following an nail biting penalty shoot-out.
Geraldines Kevin Barry protects possession under pressure from Shane Donegan of Aisling Annacotty
Both sides had the lead before succumbing to the pressure of maintaining the slim advantage. It was a great advert for the Limerick District League with both sides fully committed and bringing an intensity which unfortunately, is rarely seen as often anymore.
A great crowd witnessed the encounter and the tension was clear as almost every free-kick decision was contested by both sidelines. With the pessimistic goggles on, one would think that just five days later, neither side can serve up a similar type of game in the Tuohy Cup.
Derek Hannon's side will be looking for revenge having missed big opportunities to knock last year's semi-finalists out of the competition. Amazingly, Annacotty are down to host Newport in the Munster Junior Cup two days later in the Munster Junior Cup.
Kennedy N'dip and Shane Cox were direct opponents in the FAI Junior Cup last Saturday evening
If that is to remain the case, it will certainly affect Mike Aherne's team selection. The likes of Shane and Thomas Clarke will surely sit out this evening's clash. Nathan O'Callaghan, Killian Maloney and Paudie Walsh have been virtual ever presents for Anancotty and their particpation may be limited due to the gruelling schedule.
There are also three games taking place in the Limerick District League Premier Division on Sunday morning as Pike Rovers will look to take advantage of their rivals facing off in the Munster Junior Cup to go clear at the top of the table when they face Mungret Regional.
Geraldines will have to recover from tonight's game quickly as they travel to Prospect Priory who are in desperate need of league points. Regional United will be looking to build on last week's win over Southend in the Munster Junior when they host struggling Nenagh. Regional will be expected to collect all three points in Dooradoyle. All games have a 10.30 start.
The post Fairview and Ballynanty take centre stage in Munster Junior appeared first on Sporting Limerick.
Previous articleFallout from Molex plant closure will hit Mid West
Next articleKate's fundraiser leaves its mark on family and friends


Whether you're looking for a job or seeking talent, you've come to the right place.
Our staff of highly experienced, accurate recruiters consistently identifies the perfect recruits for your company faster than any other staffing firm can.
We provide excellent service & affordable technical & non-technical staffing solutions throughout Florida that no one else in the industry can match.
Our team has extensive recruitment experience in many areas from the Helpdesk to the CEO level.
Our recruiting capabilities & tactics go beyond internet recruiting & allow us to get past your competition's gatekeepers, introducing you to the best job seekers.
Then let us do all of the heavy lifting for You.
South Florida IT Staffing and South Florida Staffing is a well-known and respected specialized staffing agency. For the past 18 years, we have been a proven and tested commodity when it comes to providing your business with highly skilled professionals that are precisely matched to your unique hiring requirements as well as you workplace environment.
SOUTH FLORIDA STAFFING GROUP PROVIDES OUR CLIENTS AN UNPARALLELED TURNAROUND TIME IN DELIVERING THE PERFECT CANDIDATES TO THEIR DREAM JOB.
SFITS 2018 ALL RIGHTS RESERVED.


Hello guys! I'm back with an awesome application where you can share music, listen and check friend's music list. This reach app is for music lover's and also called music sharing app. Officially it is called as Reach and not only music sharing, but, also in the future will get the photo, app sharing from friend's list. One of the best application where we can check friends, music list and download to out the phone.
Worrying about sharing your personal audio files or any music. No worries, after installing you will get an option to share the particular folder. So, that you can share which you want to share with your friends. Just you need to send friend request to your friend for sharing and receiving songs. Even you can check the friend's online and offline status. The more you share songs or listen you will get rewarded more. If you want earn mobile recharge also check this recharge earning app.
Step 2: Open and register with correct details.
Step 3: Send friend request to your friends or invite friends to reach app. You will get 10 points for every new friend or who accepts friend request.
Step 4: Share or listen friend's songs or download. For sharing songs with your friends you will earn 1 point ( upto 10 points a day maximum).
Soon a very good update is going to roll out which comes with another awesome features. With that update you can share applications, songs and much more. More improvements and bugs going to fix and fast sharing from one device to another.
100 points to complete the 1st milestone.
The minimum redemption is 100 points.
Your reward will deliver within 7 days.
Extra 30 & 45 points for completing the 1st and 2nd milestone.
Cheaters and fraudsters directly banned from the app.
Above is one of the best social file sharing app and just download the app, share with your friends and earn more rewards. Still finding any problems or any queries just comment below and will do best to solve your query. I suggest you to go with this application and please don't forget to share with your friends too.


text:
Sigle
 Aeromobile a pilotaggio remoto (drone)
 Annual Percentage Rate  – tasso annuo o Indice sintetico di costo
 Anamnesi Patologica Remota
 Anagrafe della popolazione residente
 Alleanza per la Romania – partito politico romeno attivo tra il 1997 e il 2002

Codici
 APR – codice aeroportuale IATA dell'aeroporto civile di April River (Papua Nuova Guinea)

redpajama_set_name: RedPajamaWikipedia


A preparation to hoist the Indian flag at Kachchathiv island.
Tamil Nadu's Hindu People's Party requests the State government and the Central government, to hoist the Indian National flag on August 15th.
Addressing reporters, Hindu People's Party Chairman Arjun Sampath said yesterday that although the Kachchativ isle had been handed over to Sri Lanka through an agreement, the Indian fishermen had the right to use it.
However they show a reluctance to enter it.
Therefore the Tamil Naadu political party requests that the Indian National flag be hoisted in it to show India's rights of the isle.
The Hindu People's Party leader said that his party activists would take action to hoist the Indian flag in the Kachchativ isle if the State government or the Central government did not intervene.


text:
Q: Gulp isn't running and I don't know why I am using gulp in a wordpress theme and I keep getting this error about something not being a function inside the gulp-cli folder.
  gulpInst.on('start', function(evt) {
           ^

TypeError: gulpInst.on is not a function

Here is my gulpfile.js
const { src, dest, watch, series } = require('gulp');
const sass = require('gulp-sass')(require('sass'));
const postcss = require('gulp-postcss');
const cssnano = require('cssnano');
const terser = require('gulp-terser');

// SASS Task
function scssTask() {
    return src(['assets/sass/*.scss', 'assets/sass/**/*.scss'], { sourcemaps: true })
    .pipe(sass())
    .pipe(postcss([cssnano()]))
    .pipe(dest('assets/css', {sourcemaps: '.' }));
}

// JavaScript Task
function jsTask() {
    return src('assets/js/*.js', { sourcemaps: true })
    .pipe(terser())
    .pipe(dest('dist/js', { sourcemaps: '.' }));
}

// Watch Task
function watchTask() {
    watch('*.php');
    watch(['assets/sass/**/*.scss', 'assets/js/*.js'], series(scssTask, jsTask));
}

// Default Gulp Task
exports.default = series(
    scssTask,
    jsTask,
    watchTask
);

I have already tried uninstalling gulp and reinstalling it but nothing is fixing this error. Any idea how to fix this?

redpajama_set_name: RedPajamaStackExchange


text:
Social Deviancy Forum
Show the world what a moron you really are...
SocDev Home SocDev Forum Index General Conversation Pointless Crap
Completely off-topic conversational diarrhea that the rest of the internet won't let you post anywhere because it's so pointless and irrelevant to anything important.
Desperately Bored Loser
Location: Detroit, Michigan
Contact Hero of the Day
Post by Hero of the Day » Mon Apr 16, 2007 10:27 pm
Anyone who has half ass payed attention to a tv or radio or even the internet knows at least 33 people were killed today at a college in Virginia. Officially this is the worst school shooting in US history. The saddest part is I think it could have been prevented. Had the administrators/ campus police warned the students and locked the campus down and begun evacuations after the first shooting the body count would be nowhere near as high. All the changes made after columbine and all the zero tolerance laws have achieved nothing, It would seem we (the US) learned nothing from columbine. I don't purport to know the answer to the whole problem (also one must question what the hell is wrong with our society); but I sure as fuck wish someone would figure it out.
Confidence comes in a brown bottle.
Location: Social Deviancy
Contact Venomous
Re: school shootings
Post by Venomous » Tue Apr 17, 2007 5:43 am
Hero of the Day wrote: (also one must question what the hell is wrong with our society); but I sure as fuck wish someone would figure it out.
Yeah, I hear that. Society is getting fucked faster than an Asian whore on speed in a gangbang porno. Shit's just getting worse, and it's just going to keep heading that way, too...
- Venomous -
The internet is a tool, and so are most of the people who use it...
Social Deviancy
Chronic Spammer
Location: Michigan, USA
Contact MP81
Post by MP81 » Tue Apr 17, 2007 10:47 am
Yeah, some crazy shit there. I believe he did it because he was jeleous of his ex-girlfriend. He shot her and her new boyfriend. Can't imagine why she broke up with him, hmmm...
Oh, by the way Karl, he was Asian. Haha.
Post by Hero of the Day » Tue Apr 17, 2007 7:43 pm
MP81 wrote: Yeah, some crazy shit there. I believe he did it because he was jeleous of his ex-girlfriend. He shot her and her new boyfriend. Can't imagine why she broke up with him, hmmm...
ok but was it really necessary to shoot the 20 some other people?
StoneColdDano
Lonely Lamer
Location: Lufkin, Texas
Post by StoneColdDano » Tue Apr 17, 2007 10:35 pm
I've thought about becomming Australian many times before...shit like this almost has it solitified.
I have two kids, my oldest boy just started school this year and loves it. You never know if one day some disgruntled kid who was molested by some old fuck, or his priest, or had parents that never paid attention to him, or some skank broke up with him...gets a wild hair up his ass and goes and shoots up a school with a bunch of other kids...some who enjoy being there, who like to learn, who would like to make this place a better one. Ruined. I feel extremely bad for the parents of those killed. They put forth all that effort and time to raise thier children to go somewhere in life, to make a difference...and SMACK! All fucking gone in the blink of an eye with no warning.
Wake up one morning, rush to get dressed because you overslept, quickly run to class to avoid being late since your grade is on the line.....guess what, bet you never thought you were going to die today at the hands of someone else who you never had prior contact with.
As a parent....this is my worst fear.
Kiss my ass...
Post by MP81 » Tue Apr 17, 2007 11:53 pm
Hero of the Day wrote: ok but was it really necessary to shoot the 20 some other people?
The whole deal with that was that the new boyfriend was in that room, he didn't know what he looked like, just had a name. No one would give him up, so he lined them all up and shot them.
Dano, that's the most serious thing I've ever heard you say, mainly because it is true. I hate having to think about shit like that. I'm not a parent, but sometimes I'll ask myself things like that.
Post by StoneColdDano » Wed Apr 18, 2007 12:04 am
Your still in school though, little brother...I'd almost be more scared if I was in your position.
Post by Venomous » Wed Apr 18, 2007 4:35 am
Gotta stop and think about a subject matter that stops even Dano in his tracks and makes him all serious-like. I wonder what it would take to get Slick-Labia to get like that?
Me, I'm too old for school, and too young yet to have kids in school, so I can't fully appreciate what either might feel like. Back when I was a kid, there was no such thing as a school shooting. Kids that age didn't even know that guns weren't just something from action movies. If we had a bad day at school, we'd just act up a bit, or pick fights, or skip class, and get a detention for our trouble. Not whip out a piece and start slaughtering people at random.
The world is a vastly more fucked up place now than it was 10-20 years ago, and it's declining more rapidly than ever.
Post by MP81 » Thu Apr 19, 2007 1:53 am
You know shits fucked up when you have practice lock-downs in school.
They were scheduled for May this year, since it's a state mandate that you do like one. After all this shit, though, yeah, we did two in a day. Not fun. You have to "hide" and not talk for ten minutes.
If they want us to really practice, bring someone in and stage a faux "hold up - without telling ANYONE. That would be a great way to practice, when you don't know.
Did anyone see two of the plays this douchebag had written prior? It's some disturbed shit. Not to mention, he had stalked two girls a few years back, and was put in a facility for fear he was suicidal. Here's the plays and the story on the stalking: News Article
What a freak.
Contact Supernovae
Post by Supernovae » Thu Apr 19, 2007 2:31 am
MP81 wrote: Did anyone see two of the plays this douchebag had written prior? It's some disturbed shit. Not to mention, he had stalked two girls a few years back, and was put in a facility for fear he was suicidal. Here's the plays and the story on the stalking: News Article
The writings were the worst dribble that I have ever read.
A deviant mind at rest has no function here.
Post by Hero of the Day » Thu Apr 19, 2007 8:57 pm
MP81 wrote: If they want us to really practice, bring someone in and stage a faux "hold up - without telling ANYONE. That would be a great way to practice, when you don't know.
One school tried a similar concept. What they did is had the police come rolling in with full battle gear, turned kids out into the hallways, did the spread em and search em routine. Now I don't think they had ammo in the weapons, but the school didn't tell anyone anything before. Some parents found out (from their kids the day it happened), the local media got wind and the shit hit the fan.
With your idea kyle there would be some sleazeball trial lawyer (ie: Geoffery Fieger) more than happy to sue the shit out of the school district/ school/ everyone else (officials) in exchange for 1/3 of the settlement or damages.
Post by MP81 » Thu Apr 19, 2007 9:27 pm
Yeah, that was something I had considered as a highly possible coincidence, which would suck.
Fuck lawyers.
Post by Venomous » Fri Apr 20, 2007 5:54 am
Jesus fucking Christ... would you look at those "screenplays"... they are, without doubt, the biggest load of fucking bullshit I have ever read. Yes, including any of CJJs forum posts.
I know that hindsight is always 20/20, but how did anybody not fucking see this kid was a mass murderer waiting to happen? Fantasizing in his writings about being molested by family, ass-raped by teachers, killing people... this kid should have been put in a padded cell a LONG time ago! And shit, I know the papers like to ramp it all up once all the evidence comes out, but when you hear about this kid's personality and life, it makes you wonder how the hell nobody looked at this little prick and said "he is going to kill"...
And shit, I hate to sound like a broken old record here (and by hate, I mean, I don't give a shit =P), but here's your problem right here:- "Among other things, the 23-year-old South Korean immigrant was sent to a psychiatric hospital and pronounced an imminent danger to himself. He ... came to the U.S. at about age 8 in 1992 and whose parents worked at a dry cleaners in suburban Washington, also ranted against rich "brats" with Mercedes, gold necklaces, cognac and trust funds."
What do you know... a fuckin' immigrants floats over on a leaky raft, decides he doesn't like it how some real Americans have it better than him, so what does he do? Slaughters a few dozen of them.
LOCK DOWN THE FUCKING BORDERS, AMERICA.
This kid makes me fucking sick. And the system that didn't happen to notice that this psychopath was loitering around masturbating into roadkill and wishing he could drink pig's blood out of his mother's vagina, is just as much to blame. Psychotic little prick should have been locked away ten years ago.
Hellmark
Pissed Off Gimp Farmboy
Location: O'Fallon, Missouri
Contact Hellmark
Post by Hellmark » Sat Apr 21, 2007 4:36 am
Heh, border security is where it sucks the worst here. Fucking liberals are saying "but the poor immigrants cant survive back home", and others are saying its cheap workforce. I am all for people coming here, and being legal, that asshat was. What really burns me is the fucking illegals who come overhere and want shit. Damn it, is it not too much to fucking ask to follow the damn laws in order to get shit?
And on this little cunt, I want to know, how the fuck he got the guns. Federal law says only US Citizens can own pistols, yet he supposedly got them by showing his green card. Fuck me in the ass...
Post by Venomous » Sat Apr 21, 2007 5:06 am
Hellmark wrote: Fuck me in the ass...
Sounds to me like he would if he could have, he seemed to fantasize about that a lot, judging by his writings...
I have a zero tolerance policy on border patrol. The system is there for a reason, so I think that our civilized western countries should have our unused navy ships sitting offshore during peacetime, and any sea craft, from an ocean liner to a floating door, that doesn't have proper authorization, should be turned away or shot down. Simple as that.
Not like we don't have enough immigrants taking over our countries via the legal channels without the bleeding heart liberals letting all the illegals in too...
Return to "Pointless Crap"
Administrative Stuff
↳ Rules/Announcements/etc.
↳ Hall of Shame
Social Deviance
↳ Articles & Feedback
↳ Stealing Christmas Lights
↳ Smoker's Lounge
↳ Pointless Crap
↳ Blood & Fire
SocDev Home	SocDev Forum Index


This is how red wine can 'help fight the ageing process' – but how much would you have to drink?
A COMPOUND found in red wine can help fight the effects of ageing, scientists have revealed.
Resveratrol mimics the benefits of a low-calorie diet and regular exercise when it comes to warding off our advancing years, they said.
But, before you rush out to stock up on your fave Malbec or Pinot Noir, it's not all good news for vino lovers.
Even the most thirsty among us are unlikely to drink enough in our lifetime to consume enough resveratrol to stop the inevitable happening.
However, the same experts also investigated the type 2 diabetes drug metformin.
And they found it has similar abilities in warding off the ravages of time - raising hopes for new anti-ageing treatments.
Resveratrol protects important connections called synapses - which help pass electrical or chemical signals in the body, according to the researchers at the Virginia Tech Carilion Research Institute.
Dr Gregorio Valdez said: "We all slow down as we get older.
"Gait, balance issues, and impaired motor coordination contribute to health problems, accidents, lack of mobility, and a lower quality of life.
"We work on identifying molecular changes that slow down motor deficits that occur with ageing.
"I believe that we are getting closer to tapping into mechanisms to slow age-induced degeneration of neuronal circuits."
Scientists treated two-year-old mice - generally considered to be old - with resveratrol for one year.
And the team paid close attention to synapses.
The synapses are essential for voluntary movement, sending key messages between the spinal cord and muscles.
Dr Valdez's past research has found that eating a healthy diet and exercise can protect these synapses from the wear and tear of ageing.
In this study, the team showed resveratrol can have a similar benefit.
The natural compound is a well-known chemical component of red wine.
Dr Valdez's team also found the diabetes drug metformin helped to slow the rate of muscle fibre ageing.
But, it didn't significantly affect the wear and tear of the synapses - though the drug may protect them in different dosage amounts.
Dr Valdez said: "Metformin is an FDA-approved drug to treat diabetes, but our study hints it may also serve the purpose of slowing the motor dysfunction that occurs with ageing.
"There could be an opportunity for researchers and medical doctors to look at the patient population using this drug and ask whether metformin also has a positive effect on motor and cognitive function in humans."
As in the US, metformin is also approved by the NHS for the treatment of type 2 diabetes.
But, Dr Valdez said humans would not be able to drink enough red wine to have the same benefits found in mice.
"These studies are in mice and I would caution anyone from blasting their bodies with resveratrol in any form," he said.
He added the next step is to identify exactly how resveratrol protects the synapses.
"If we know that," he said. " We can modify resveratrol or look for other molecules that are more effective at protecting the synapses."
The findings are published in the Journals of Gerontology.


A culinary degree is a plus.
Not ready to apply? Join Our Talent Network: Text Lettucejobs to 51893 or Click Here! This California-influenced restaurant features a wood-fire grill with an ever-changing menu of American cuisine. We spotlight locally-sourced produce and ingredients whenever possible. Simply-prepared proteins and a large selection of market vegetables share the focus with Chef Mahin's signature artisanal bread program, an extensive wine list, fresh-squeezed juices, and a wide array of pastry and sweets.


text:
<?php
defined('BASEPATH') OR exit('No direct script access allowed');

class Maps extends CI_Controller {

	public function index()
	{
		// get all contacts and load on this page
		$this->load->model('Book');
		$contacts['contacts']=$this->Book->get_contacts();
		$this->load->view('map',$contacts);
	}
	public function directions()
	{
		// getting directions from user input
		$post=$this->input->post();
		$full_name=$post['contact'];
		$split= explode(" ",$full_name);
		$first_name= $split[0];
		$last_name=$split[1];
		$this->load->Model('Map');
		$data['single_contact']=$this->Map->get_single_contact($first_name,$last_name);
		$address1=array($data['single_contact']['address1']);
		$address2=array($data['single_contact']['address2']);
		$city=array($data['single_contact']['city']);
		$state=array($data['single_contact']['state']);
		$zip=array($data['single_contact']['zip']);

		$combine=array_merge($address1,$address2,$city,$state,$zip);
		$string=implode(" ",$combine);

		$this->load->library('googlemaps');
		$config['zoom'] = 'auto';
		$config['directions'] = TRUE;
		$config['directionsStart'] = $post['starting_address'];
		$config['directionsEnd'] = $string;
		$config['directionsDivID'] = 'directionsDiv';
		$this->googlemaps->initialize($config);
		$data['map'] = $this->googlemaps->create_map();
		$this->load->view('direction', $data);
	}

}

redpajama_set_name: RedPajamaGithub


text:
Posted by Tobi Oguntola
Tobi is an avid reader with interest in everything entertainment. He also loves the big screen as it fuels his overactive imagination. When he is not reading a fantasy, sci-fi, or thriller novel, he is listening to music, watching TV, or surfing the internet. Tobi is on Steam as tobioguntola.
Deadpool, Deadpool 3, Loki, Loki 2, Marvel Cinematic Universe, Ryan Reynolds
Miss Minutes fan account gets Ryan Reynolds's attention and sets off rumors
Miss Minutes fan account and the Ryan Reynolds's account on Twitter exchanged a few tweets that have fans buzzing.
by Tobi Oguntola published November 30, 2022 November 30, 2022
Daniel Craig, Knives Out, Netflix
Glass Onion: A Knives Out Mystery breaks Netflix's limited theater release record
Netflix's Knives Out sequel is projected to earn about $15 million during its limited theatrical run.
Splinter Cell, Tom Clancy's Splinter Cell, Ubisoft
BBC Radio 4 will adapt Tom Clancy's Splinter Cell into an audio series
BBC Radio 4 has revealed it is creating an audio series of Ubisoft's Tom Clancy's Splinter Cell franchise.
Antonio Banderas, Tom Holland, Uncharted, Zorro
Antonio Banderas is open to a Zorro reboot
The 62-year-old actor believes that Tom Holland is a perfect candidate to carry on the legacy of Zorro.
Henry Cavill, The Witcher, The Witcher 3, The Witcher: Blood Origin
Netflix greenlit a new live-action spinoff of The Witcher
Netflix struck gold with The Witcher and it is now attempting to double down on the universe with the creation of spinoffs of the show.
Andrew Garfield, Joe Jonas, Marvel, Spider-Man
Joe Jonas auditioned to play Peter Parker in The Amazing Spider-Man
A member of the Jonas Brothers has revealed he was close to starring as Peter Parker in Marvel's The Amazing Spider-Man.
Far Cry, Far Cry 6, Lost Between Worlds DLC, Ubisoft
Ubisoft reveals Far Cry 6 expansion is coming soon
Video game developer Ubisoft has revealed the release date for Far Cry 6's new expansion pack.
Elon Musk, Tesla, Twitter
Elon Musk hires PlayStation 3 hacker to help fix Twitter's search function
Twitter owner and CEO, Elon Musk, could not say no to 12 weeks of unpaid labor from a renowned hacker George Hotz.
Lucasfilm, Rian Johnson, Star Wars
Rian Johnson is open to directing a Star Wars TV show
Popular filmmaker Rian Johnson has revealed that he is willing to work on any Star Wars project whether it is a feature film or a...
Doom Patrol, HBO Max
HBO Max releases new Doom Patrol season 4 trailer
Streaming giant HBO Max has launched a new teaser trailer and new posters for Doom Patrol season four.
48 Hours in Vegas, Jonathan Majors, Lionsgate
Jonathan Majors might go full drag in the Dennis Rodman biopic
The actor has revealed there is a possibility he will recreate Dennis Rodman's drag moment in the NBA star's biopic.
Avatar, Avatar: The Way of Water, China, James Cameron
Avatar: The Way of Water will show in Chinese theaters
Disney has revealed that Avatar: The Way of Water will release in theaters across China on December 16.
Paramount+, Sylvester Stallone, Tulsa King
Sylvester Stallone may not return for Tulsa King Season 2
Legendary filmmaker and actor Sylvester Stallone is doubtful he will reprise his role for the second season of the Paramount+ series Tulsa King.
Black Panther, Black Panther: Wakanda Forever, Letitia Wright, Marvel Cinematic Universe
Letitia Wright hits out at reporter and publication for comparing her to alleged sexual predators
Actress Letitia Wright has slammed an article published by The Hollywood Reporter for disrespecting her by mentioning her in the same breath as some of...
Denis Villeneuve, Dune, Dune: The Sisterhood
Dune prequel series has begun filming
Following the success of the Denis Villeneuve directed Dune film, Warner Bros. gave a go ahead for a prequel series that has now started filming.
Cinema Speculation, Kill Bill, Quentin Tarantino
Quentin Tarantino explains why his next film will be his final one
Popular filmmaker Quentin Tarantino has revealed the reason behind his decision to quit directing after his next film.
Bruce Almighty, Jim Carrey, Universal Pictures
Bruce Almighty's writers penned a sequel that gave Jim Carrey the devil's powers
Screenwriters Steve Coren and Mark O'Keefe had created a Bruce Almighty Sequel that would have seen Bruce Nolan granted Satan's necromantic powers.
Dead or Alive, Ninja Gaiden, Ninja Gaiden: Master Collection, Team Ninja
Team Ninja is reportedly developing reboots of Ninja Gaiden and Dead or Alive
The studio's president gave a presentation at a recent conference in South Korea and he seemed to confirm that reboots of two of its most...
Avengers, Captain America: Civil War, Captain America: New World Order, Kevin Feige, Marvel, Marvel Cinematic Universe
Kevin Feige turned down Captain America 3's original script
Marvel's Chief Creative Officer Kevin Feige rejected the initial script for Captain America's threequel because it was not ambitious enough.
Deadpool, Deadpool 3, Jensen Ackles, Marvel Studios, The Boys
Jensen Ackles reveals he was close to playing Deadpool
The Boys actor was in the running to play Deadpool before 20th Century Fox appointed Ryan Reynolds to the role.
20th Century Studios, Deadpool, Deadpool 3, Disney, Marvel Cinematic Universe, Ryan Reynolds
Ryan Reynolds co-wrote a Deadpool Christmas movie with Deadpool writers
The popular actor has revealed he co-wrote a Deadpool holiday film in 2018 that never got made.
A Song of Ice and Fire, Game of Thrones, George R.R. Martin, HBO, Warner Bros.
Warner Bros. is adapting George R. R. Martin's The Ice Dragon into an animated film
During a recent promotional interview with his publisher, Penguin Random House, the famous author revealed another one of his works is in development for adaptation...
Company of Heroes, Company of Heroes 3, Sega
Company of Heroes 3 is coming to next-gen consoles
Sega announced Company of Heroes 3 for only PC but recent reports suggest there are versions for the PS5 and Xbox Series S and X...
George Lucas, Harrison Ford, Indiana Jones, Indiana Jones 5, Lucasfilm, Mads Mikkelsen
Indiana Jones 5 unveils Mads Mikkelsen's villainous character
Empire magazine has disclosed important details about the forthcoming Indiana Jones film following an interview with the film's cast and crew members.
20th Century Studios, Escape from New York, John Carpenter, Kurt Russell, Scream 5
Radio Silence to direct Escape from New York remake
Scream's directing team Radio Silence has been hired by 20th Century Studios to direct a remake of Escape from New York.
Piranha Bytes, Risen, THQ Nordic
Action-RPG game Risen is coming to new consoles
THQ Nordic and Piranha Bytes are working on a port of the 2009 action-RPG title Risen which will be released in January.
Artur Laczkowski, Bloober Team, Death Rose, Hideo Kojima, Silent Hill 2
Former Bloober Team developer is working on a new creepy horror game
Developer Artur Laczkowki has revealed he is working on his first project since leaving Bloober Team and it is a horror game that bears a...
Steam, Superman, Unreal Engine 5, Valve
Valve removes stolen Unreal Engine 5 Superman demo from Steam
After numerous attempts, Valve has delisted a free Superman demo that scammers have been selling for profit on its Steam platform.
Disney, Freaky Friday, Jamie Lee Curtis, Lindsay Lohan
Jamie Lee Curtis's comments add steam to Freaky Friday rumors
Veteran actress Jamie Lee Curtis confirmed during an interview that Freaky Friday could potentially get a sequel.
HBO Max, Salma Hayek, Warner Bros.
Warner Bros. releases Magic Mike's Last Dance trailer
Channing Tatum stars opposite Salma Hayek in what will be the final film of his Magic Mike trilogy.
Fall Guys, Fortnite, Hunter Gilded Bundle, Microsoft, Microsoft Gaming, Rocket League, Xbox, Xbox Series S
Microsoft unveils new Xbox Series S bundle
Microsoft is releasing an incredibly priced holiday bundle for Xbox users.
Bioshock, Netflix, Take-Two Interactive
BioShock director explains what attracted him to the video game adaptation
Director Francis Lawrence has revealed why he is interested in bringing the BioShock video games to life for Netflix. He made this revelation during an...
City of Heroes, NCSoft, Project LLL
NCSoft releases the first trailer for its upcoming MMO shooter game
The video game publishing company is releasing the first game of its planned portfolio diversification.
Black Widow, David Harbour, Marvel Cinematic Universe, Marvel Comics, Thunderbolts
David Harbour teases major shocker in Marvel's Thunderbolts
The Red Guardian actor is currently during a press circuit for his soon-to-be-released film Violent Night.
BioWare, Dragon Age, Electronic Arts, Netflix
Netflix unveils voice cast and trailer for its animated series Dragon Age: Absolution
Streaming giant Netflix has revealed the voice cast, plot, crew, and release date for its video game-based animated series Dragon Age: Absolution.
Amazon Prime, HBO Max, Netflix, Warner Bros.
HBO Max hires showrunners for Stephen King's It prequel series
Warner Bros has tapped Jason Fuchs and Bradley Caleb Kane as showrunners for Welcome to Derry.
Disney, Disney Plus, Jonathan Majors, Lucasfilm, Star Wars
Lucasfilm pulled the plug on J. D. Dillard's Star Wars project
The director has revealed that his two projects with Disney won't be moving forward.
Death Row Records, Snoop Dogg, Universal Pictures
Snoop Dogg has a biopic in the works at Universal Pictures
Universal Pictures is collaborating with Death Row Pictures to produce a biopic of the legendary rapper Snoop Dogg.
Black Widow, Marvel Cinematic Universe, Marvel Cinematic Universe: Phase Four, Thunderbolts
David Harbour reveals his thoughts on Red Guardian
The actor revealed he loves the character and will love to reprise the role in other films beyond the forthcoming Thunderbolt.
Shawn Levy, Star Wars
Shawn Levy is in talks with Lucasfilm to direct a new Star Wars movie
Lucasfilm has begun discussions with Free Guy director Shawn Levy over a directorial role for a new Star Wars movie.
Capcom, Monster Hunter, Tencent
Capcom joins forces with Tencent's TiMi Studio Group for Monster Hunter mobile game
Video game development company Capcom has revealed it is developing a mobile spin-off of the popular Monster Hunter franchise in collaboration with TiMi Studio Group.
by Tobi Oguntola published November 9, 2022 November 9, 2022
God of War, God of War: Ragnarok, PlayStation 4, PlayStation 5, Santa Monica Studio, Sony Interactive Entertainment
Sony releases God of War Ragnarök's day 1 patch notes
Sony Interactive Entertainment and Santa Monica Studios have released the fixes for the bugs in the forthcoming God of War entry.
Conjuring, James Wan, The Conjuring Universe, The Crooked Man, Warner Bros.
The Conjuring spin-off based on The Crooked Man has been canceled
James Wan, the creator of The Conjuring universe, has revealed that The Crooked Man will no longer happen.
Battlefield, Battlefield 1, Battlefield 2042, Battlefield V, Electronic Arts
Battlefield 1 re-enters Steam's top 10 best-sellers chart
Even though it was only temporary, the six-year-old game performed better than the latest entry in the Battlefield franchise.
Braun Strowman, WWE
Wrestler Braun Strowman reveals his insane diet and workout routine
The former Universal Champion gives fans an insight into how he maintains his exceptional physique.
Microsoft, Prince Of Persia, Prince Of Persia: The Sands Of Time, Sony, Ubisoft
Ubisoft is still working on a Prince of Persia remake
Ubisoft has reassured fans that its 2003 title Prince of Persia: The Sands of Time is still under development even though there is currently no...
Epic Games, Gears of War, Microsoft, Netflix, Xbox, Xbox 360
Netflix lands right to the Gears of War franchise
Netflix has revealed it will adapt the much-loved Gears of War franchise into a feature film and animated series.
343 Industries, Halo, Halo Infinite, Xbox Game Studios
Microsoft Studio head addresses Halo Infinite's post-launch content problems
Matt Booty, who is the corporate vice president of Xbox Game Studios, has shared the reasons behind Halo Infinite's drop in quality since its launch...


text:
Q: Communicating with Arduino in Java How do I make communications go between Arduino Uno and a Java app?
I've found Arduino and Java, but that's not clear to me.

A: Ok, I'll modify the same code to help you understand. (I'll remove the listener and add a substitution, which is not good. You should use the listener)
import java.io.IOException;
import java.io.InputStream;
import java.io.OutputStream;
import gnu.io.CommPortIdentifier;
import gnu.io.SerialPort;
import gnu.io.SerialPortEvent;
import gnu.io.SerialPortEventListener;
import java.util.Enumeration;

public class SerialTest implements SerialPortEventListener {

    SerialPort serialPort;
    private static final String PORT = "COM32";
    private InputStream input;
    private OutputStream output;
    private static final int TIME_OUT = 2000;
    private static final int DATA_RATE = 9600;

    public void initialize() {
        CommPortIdentifier portId = null;
        Enumeration portEnum = CommPortIdentifier.getPortIdentifiers();
        while (portEnum.hasMoreElements()) {
            CommPortIdentifier currPortId = (CommPortIdentifier) portEnum.nextElement();
            if (currPortId.getName().equals(PORT)) {
                portId = currPortId;
                break;
            }
        }
        if (portId == null) {
            System.out.println("Could not find COM port.");
            return;
        }
        try {
            // open serial port, and use class name for the appName.
            serialPort = (SerialPort) portId.open(this.getClass().getName(),
                    TIME_OUT);

            // set port parameters
            serialPort.setSerialPortParams(DATA_RATE,
                    SerialPort.DATABITS_8,
                    SerialPort.STOPBITS_1,
                    SerialPort.PARITY_NONE);

            // open the streams
            input = serialPort.getInputStream();
            output = serialPort.getOutputStream();
        } catch (Exception e) {
            System.err.println(e.toString());
        }
    }

    /**
     * This should be called when you stop using the port.
     * This will prevent port locking on platforms like Linux.
     */
    public synchronized void close() {
        if (serialPort != null) {
            serialPort.removeEventListener();
            serialPort.close();
        }
    }

    public static void main(String[] args) throws Exception {
        SerialTest main = new SerialTest();
        main.start();
    }

    public void start() throws IOException {
        initialize();
        System.out.println("Started");
        byte[] readBuffer = new byte[400];
        while (true) {
            int availableBytes = input.available();
            if (availableBytes > 0) {
                // Read the serial port
                input.read(readBuffer, 0, availableBytes);
                // Print it out
                System.out.print(new String(readBuffer, 0, availableBytes));
            }
        }
    }
}

Run this and load a code to Arduino which write to the serial. Then those values will be displayed by the program. (you may need to change the PORT accordingly)


text:
Gabriel Rasch est un cycliste norvégien, né le  à Ringerike, professionnel entre 2008 et avril 2014. Il est actuellement directeur sportif de l'équipe Ineos.

Biographie

Gabriel Rasch prend se retraite le  après Paris-Roubaix et se reconvertit en chauffeur de bus pour sa formation Sky.

Palmarès
 1994
  Champion de Norvège du contre-la-montre par équipes juniors (avec Ole Hungerholt et Mads Kaggestad)
 1999
  du Tour du Loir-et-Cher
  du Grand Prix de Saint-Étienne Loire
  du Tour du Loir-et-Cher
 2000
  du Tour du Loir-et-Cher
 2001
  Champion de Norvège du contre-la-montre par équipes (avec Mads Kaggestad et Gisle Vikøyr)
  Champion de Norvège du contre-la-montre espoirs
 Boucles de l'Austreberthe
 Rouen-Gisors
  du championnat de Norvège sur route
  de Paris-Évreux
  de Paris-Ézy
 2002
  du Ringerike Grand Prix
  du championnat de Norvège du critérium
 2003
  Champion de Norvège sur route
 2004
  du Ringerike Grand Prix
 2006
 Grand Prix Möbel Alvisse
 Classement général du Ringerike Grand Prix
  du Cinturón a Mallorca
  de la Course des raisins
  des Deux Jours du Gaverstreek
  du Tour de la Somme
 2007
 Rhône-Alpes Isère Tour :
 Classement général

 Classement général du Gjøvik Grand Prix
  du Ringerike Grand Prix
 2011
 Ringerike Grand Prix

Résultats sur les grands tours

Tour d'Italie
2 participations
 2010 : abandon ()
 2012 :

Tour d'Espagne
3 participations
 2008 :
 2009 :
 2012 :

Classements mondiaux

Notes et références

Notes

Références

Liens externes

Coureur cycliste norvégien
Coureur cycliste aux Jeux olympiques d'été de 2008
Naissance en avril 1976
Naissance à Ringerike