Are the ARM Cortex Mx processors Harvard or Von Neumann architecture?
What is the Jazelle, DSP, thumb Von neumann model, and the Havard model DSP memory management tightly coupled memory in ARM families (7,9,10,11)?