SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Based on the open source IcarusVerilog simulator, it allows you to start to write your unit test without taking care of the simulation backend. Just write your tests!